A leading semiconductor company in Switzerland is seeking a skilled Physical Design Engineer with over 10 years of experience in the semiconductor industry. The ideal candidate should have a strong background in Static Timing Analysis, timing constraints development, and a good understanding of the RTL to GDS implementation flow. This role involves collaboration with various teams to ensure successful silicon production and contributing to improvements within methodologies. Join us to be part of an innovative and rapidly evolving company.
#J-18808-Ljbffr