BSenior Analog Layout Engineers - 4-5 Engineers /b liMinimum 7 year's experience in Analog IC Layout /li liExperience working on High Speed Layout /li liExperience working on speeds up to or past 25 Gb/ sec /li liExperience working on finFET technology/ TSMC down to 16nm /li liExperience using Cadence tools /li