A leading technology company in Switzerland is seeking a Principal Design Engineer responsible for digital design and verification of ASIC and FPGA. The ideal candidate will have over 10 years of experience and a strong background in digital design techniques. Key responsibilities include developing architecture and verification methodologies, collaborating with various teams, and supporting design validation. Competitive compensation and relocation support may be offered.
#J-18808-Ljbffr