A semiconductor company is seeking a Package Design Engineer to join their team in Switzerland. The ideal candidate will have over 5 years of experience in IC Package Design, specifically using Cadence APD and related tools. Responsibilities include leading package design activities, collaborating with IC layout engineers, and ensuring design adherence to standards. This role offers a unique opportunity to contribute to innovative projects within a dynamic high-tech environment.
#J-18808-Ljbffr