Reliability & Parametric Test Engineer (ICs) Development and execution of Wafer Level Reliability strategy for Technologies in Production
Follow-up of existing Wafer Level Reliability tests and development of new WLR tests
Work with Technology R&D and the Non-Volatile Memory Development Team on setting up relevant WLR tests for NVM
Be a central knowledge point for Device Reliability aspects for Technologies in Production
Parametric Test
Owner of test routines and test programs (including WLR), limit files, specifications, operating procedures and work instructions for technologies in Production
Participation in parametric test activities for next technology nodes in close cooperation with the development team
MSA: SPC, Gage R&R analysis
Requested Profile
You hold an engineering degree in physics or microelectronics
Experience in wafer level reliability monitoring
Experience in computer programming (C and Linux)
Solution oriented, positive thinker and team player
Interested in working in a production-oriented environment
Fluent in written and spoken French and English written and oral
We offer you
A highly technological work environment
A rich, varied and challenging professional position
Seniority level Not Applicable
Employment type Full-time
Job function Engineering and Other
Industries Semiconductor Manufacturing
#J-18808-Ljbffr