Senior Analog Layout Engineers - 4-5 Engineers
1. Minimum 7 year's experience in Analog IC Layout
2. Experience working on High Speed Layout
3. Experience working on speeds up to or past 25 Gb/ sec
4. Experience working on finFET technology/ TSMC down to 16nm
5. Experience using Cadence tools