A leading semiconductor company in Switzerland is seeking a Senior Digital IC Verification Engineer to contribute to the design of complex mixed-signal IPs. The role involves defining verification strategies, leading verification activities, and developing SystemVerilog/UVM environments. Candidates should have a BS/MS in Electrical Engineering and minimum 3 years of digital verification experience. Excellent communication skills and eligibility to work in Switzerland are essential.
#J-18808-Ljbffr