A leading semiconductor company is seeking a Formal Verification Engineer based in Switzerland. The ideal candidate will have over 5 years of experience in the semiconductor industry, a Bachelor's in Engineering, and strong skills in formal verification methodologies. Responsibilities include developing verification plans, documenting metrics, and collaborating with design engineers. The role promises a dynamic environment in a growing company committed to innovation and challenging the status quo. #J-18808-Ljbffr